


PRIMARY CONTROLLER


PRODUCT PREVIEW

- CURRENT-MODE CONTROL PWM
- SWITCHING FREQUENCY UP TO 1MHz
- LOW START-UP CURRENT < 0.5mA
- HIGH-CURRENT OUTPUT DRIVE SUITABLE FOR POWER MOSFET (1A)
- FULLY LATCHED PWM LOGIC WITH DOUBLE PULSE SUPPRESSION
- PROGRAMMABLE DUTY CYCLE
- 100% AND 50% MAXIMUM DUTY CYCLE LIMIT
- PROGRAMMABLE SOFT START
- PRIMARY OVERCURRENT FAULT DETECTION WITH RE-START DELAY
- PWM UVLO WITH HYSTERESIS
- IN/OUT SYNCHRONIZATION
- DISABLE LATCHED
- INTERNAL 100ns LEADING EDGE BLANKING OF CURRENT SENSE
- PACKAGE: DIP16 AND SO16W

MULTIPOWER BCD TECHNOLOGY



DIP16



SO16W

ORDERING NUMBERS: L4990/L4990A(DIP16)
L4990D/L4990AD (SO16W)


line or DC-DC power supply applications using a fixed frequency current mode control.

Based on a standard current mode PWM controller this device includes some features as programmable soft start, IN/OUT synchronization, disable (to be used for over voltage protection and for power management), precise maximum Duty Cycle Control, 100ns (typ) leading edge blanking on current sense, pulse by pulse current limit and overcurrent protection with soft start intervention.

DESCRIPTION

This primary controller I.C., developed in BCD60II technology, has been designed to implement off

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (I _{CC} < 50mA) (*)	selflimit	V
I _{OUT}	Output Peak Pulse Current	1.5	A
	Analog Inputs & Outputs (6,7)	-0.3 to 8	V
	Analog Inputs & Outputs (1,2,3,4,5,15,14 13)	-0.3 to 6	V
P _{tot}	Power Dissipation @ T _{amb} = 70°C	1	W
T _j	Junction Temperature, Operating Range	-25 to 125	°C
T _{stg}	Storage Temperature, Operating Range	-55 to 150	°C

(*) maximum package power dissipation limits must be observed

PIN CONNECTION



THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th j-pins}	Thermal Resistance Junction -Pins	50	°C/W
R _{th j-amb}	Thermal Resistance Junction -Ambient	80	°C/W

PIN FUNCTIONS

N.	Name	Function
1	SYNC	Synchronization. A synchronization pulse terminates the PWM cycle and discharge Ct
2	RCT	Oscillator pin for external C _t , R _t components
3	DC	Duty Cycle control
4	VREF	5.0V +/-2% reference voltage
5	VFB	Error Amplifier Inverting input
6	COMP	Error Amplifier Output
7	SS	Soft start pin for external capacitor C _{ss}
8	V _{CC}	Supply for internal "Signal" circuitry
9	V _C	Supply for Power section
10	OUT	High current totem pole output
11	PGND	Power ground
12	SGND	Signal ground
13	ISEN	Current sense
14	DIS	Disable
15	DC-LIM	Connecting this pin to Vref, DC is limited to 50% if it is left floating or grounded no limitation is imposed
16	NC	Not connected

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15V$; $T_{amb} = 0$ to $70^{\circ}C$; unless otherwise specified.)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
REFERENCE SECTION						
V_O	Output Voltage	$T_j = 25^{\circ}C$; $I_O = 1mA$	4.9	5.0	5.1	V
	Line Regulation	$V_{CC} = 12$ to $20V$		2.0	20	mV
	Load Regulation	$I_O = 1$ to $20mA$		5.0	20	mV
T_S	Temperature Stability			0.4		mV/ $^{\circ}C$
	Total Variation	Line, Load, Temperature	4.82		5.18	V
I_{OS}	Short Circuit Current	$V_{ref} = 0V$	30		150	mA
	Power Down/UVLO	$V_{CC} = 8.5V$; $I_{sink} = 0.5mA$		0.2	0.5	V
OSCILLATOR SECTION						
	Initial Accuracy	$T_j = 25^{\circ}C$; $R_T = 4.42K\Omega$; $C_T = 1nF$; pin 15 V_{ref}	285	300	315	KHz
	Initial Accuracy	$R_T = 4.42K\Omega$; $V_{CC} = 12$ to $20V$; $C_T = 1nF$; pin 15 = V_{ref}	279	300	321	KHz
	Initial Accuracy	$T_j = 25^{\circ}C$; $R_T = 4.42K\Omega$; $C_T = 1nF$; pin 15 OPEN	280	295	310	KHz
	Initial Accuracy	$R_T = 4.42K\Omega$; $V_{CC} = 12$ to $20V$; $C_T = 1nF$; pin 15 OPEN	275	295	315	KHz
	Duty Cycle Accuracy	pin 3 = $0.7V$, pin 15 = V_{ref} pin 3 = $0.7V$, pin 15 = open			0 0	% %
	Duty Cycle Accuracy	pin 3 = $3.2V$, pin 15 = V_{ref} pin 3 = $3.2V$, pin 15 = open	40 85			% %
	Duty Cycle Accuracy	pin 3 = $2.02V$, pin 15 = open	37	40	43	%
	Oscillator Ramp Peak			3.0		V
	Oscillator Ramp Valley			1.0		V
ERROR AMPLIFIER SECTION						
	Input Bias Current	V_{FB} to GND		0.2	1.0	μA
V_I	Input Voltage	$V_{COMP} = V_{FB}$	2.4	2.5	2.6	V
G_{OPL}	Open Loop Gain	$V_{COMP} = 2$ to $4V$	60	90		dB
SVR	Supply Voltage Rejection	$V_{CC} = 12$ to $20V$		85		dB
V_{OL}	Output Low Voltage	$I_{sink} = 2mA$			1.1	V
I_O	Output Source Current	$V_{COMP} > 4V$	0.5	1.3		mA
	Unit Gain Bandwidth		2	4		MHz
SR	Slew Rate			8		V/ μA
PWM CURRENT SENSE SECTION						
I_b	Input Bias Current	$I_{sen} = 0$		3	15	μA
I_s	Maximum Input Signal	$V_{COMP} = 5V$	0.92	1.0	1.08	V
	Delay to Output			100		ns
	Gain		2.8	3	2.3	V/V
SOFT START						
I_{SSC}	SS Charge Current		14	20	26	μA
I_{SSD}	SS Discharge Current	$V_{SS} = 0.6V$		200		μA
LEADING EDGE BLANKING						
	Internal Masking Time			100		ns

ELECTRICAL CHARACTERISTICS (continued.)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit	
OUTPUT SECTION							
V _{OL}	Output Low Voltage	I _O = 250mA			1.0	V	
V _{OH}	Output High Voltage	I _O = 20mA; V _{CC} = 12V	10	10.5		V	
		I _O = 200mA; V _{CC} = 12V	9	10		V	
	Collector Leakage	V _{CC} = 20V V _C = 24V		100	200	μA	
	Fall Time	C _O = 1nF C _O = 2.5nF		20 35	60	ns ns	
	Rise Time	C _O = 1nF C _O = 2.5nF		50 70	100	ns ns	
Out Leak	Output Leakage Sink	V _{CC} = 3V; I _{sink} = 2mA			1.0	V	
UNDER VOLTAGE LOCKOUT SECTION							
	Start Threshold		L4990 L4990A	15 7.8	16 8.4	17 9	V V
op	Minimum Operating		L4990 L4990A	9 7	10 7.6	11 8.2	V v
V _{hys}	Voltage After Turn-on Hysteresis		L4990 L4990A	5.5 0.5	6 0.8		V v
SUPPLY CURRENT SECTION							
I _S	Start Up Current	V _{CC} < Start Threshold		270	500	μA	
I _{op}	Operating Current	f _s = 300KHz, C _O = 1nF		12	20	mA	
I _q	Quiescent Current	(After turn on)		7.0	12	mA	
I _{SH}	Shutdown Current			270	500	μA	
V _Z	Zener Voltage	I _B = 20mA	21	25	30	V	
SYNCHRONIZATION SECTION							
V _{ILt}	Low Input Voltage Threshold		1.0			V	
V _{IHt}	High Input Voltage Threshold				3.5	V	
V _{OH}	High Output Voltage	I _{SOURCE} = 250μA	4.2	4.7		V	
OVER CURRENT PROTECTION							
V _t	Fault Threshold Voltage		1.1	1.2	1.3	V	
DISABLE SECTION							
	Shutdown threshold		2.4	2.5	2.6	V	

FUNCTIONAL DESCRIPTION

PWM Section

The I.C. contains a standard PWM control section with improved performance relative to the UC3842.

Enhanced features include start-up bias current reduced to < 300μA (typ), improved E/A performance (4MHz B/W, 1.3mA Source Current, hi-slew rate) accurate 1MHz oscillator, and also reduced propagation delays in the speed critical path from Current Sense to Output.

ADDED FEATURES

Soft Start (SS)

An external capacitor is charged by an internal

constant current source (20μA) to generate a SS signal which clamps the E/A output. The SS pin doubles as a Fault Reset Delay function as described below.

Current Limit / Reset Delay

An internal hi-speed current limit comparator referenced to 1.2V detects primary over-current conditions. On detection of an overcurrent fault the output is immediately shutdown and the fault is also latched. A Fault Reset Delay is implemented by discharging the external Soft Start (SS) timing capacitor before resetting the fault latch and initiating a softstart cycle.

In the case of a continuous fault condition the SS capacitor is charged to 5V before being dis-

charged again, to ensure that the fault frequency does not exceed the programmed soft start frequency.

Duty Cycle Limit

A simple connection between the DC-LIM and the available Vref activates the internal T- FlipFlop limiting the DC with accuracy of 50%. If this pin is not connected or grounded, the limit of the duty cycle is imposed by externally programmed voltage on pin 3 (DC)

Duty Cycle Control

Duty Cycle DC is externally programmed by setting a voltage between 1V (0% DC) and 3V (100% DC) at the DC pin. The programmed voltage is compared with the oscillator Ct capacitor charging waveform to determine the maximum ON-time in any one period. This function gives a flexible way of controlling DC and is convenient in TV applications where synchronisation is required.

If this pin is floating the duty cycle is not limited.

Synchronization

A SYNC pin eases Synchronization of the IC to the external world albeit to another IC working in parallel or to a TV/monitor.

In TV/monitor applications the timing components Rt, Ct are set for a frequency lower than the

eventual TV sync frequency. When the TV circuit has powered-up it takes over and the system frequency is that of the SYNC. Duty Cycle is controllable using the DC function.

In parallel operation of several IC's no Master/Slave designation is required as the higher frequency IC is automatically the master. Controllers to be synchronized have their SYNC pins tied together and each SYNC pin operates as a bidirectional circuit. The first IC to drive its SYNC pin is the master and it initiates a discharge of the Ct timing capacitor of every controller. The Sync input signal is edge-triggered and sets an internal "sync latch" which ensures full discharge of Ct.

Disable Function

The DIS pin performs a logic level latched-shut-down function. When pulled above 2.5V it shuts down the complete IC with a standby current of <math><300\mu\text{A}</math> (typ).

To reset the IC the VCC pin must be pulled-down below the lower UVLO threshold (10V).

Leading Edge Blanking (LEB)

An LEB interval of 100ns has been incorporated into the IC to blank out the current sense signal during the first 100ns from switch turn-on.

This provides noise immunity to turn-on spikes and reduces external RC filtering requirements on the current-sense signal.

Figure 1: Quiescent current vs. input voltage.




Figure 2: Quiescent current vs. input voltage (after disable).




Figure 3: Quiescent current vs. input voltage.




Figure 4: Reference voltage vs. load current.




Figure 5: Output saturation.




Figure 6: Output saturation.




Figure 7: Vref vs. junction temperature.




Figure 8: Vref vs. junction temperature.




Figure 9: Switching frequency vs. temperature.




Figure 10: Switching frequency vs. temperature.




Figure 11: Delay to output vs junction temperature.




Figure 12: Quiescent current vs. input voltage and switching frequency.




Figure 13: Quiescent current vs. input voltage and switching frequency.




Figure 14: Dead time vs Ct.




Figure 15: Maximum Duty Cycle vs Vpin3.




Figure 16: Timing resistor vs. switching frequency.




Figure 17: Vref SVRR vs. switching frequency.





Figure 18: E/A frequency response.



APPLICATION INFORMATION:
30W/200kHz AUTORANGING AC-DC ADAPTOR

For evaluation purposes and to help the customer develop its own L4990 based application, a complete design has been carried out, which implements a single-output 30W flyback converter.

Despite its simplicity, it gives a good example of how to put into practice what was illustrated as to the device description.

Typical specifications of universal mains AC-DC adaptors, commonly employed in portable equipment, have been chosen:

- Input voltage range: 85-270 Vac (50/60 Hz)
- Output voltage: 15 V
- Output current: 2 A (max)
- Output voltage ripple : 300 mV (max)
- Load regulation: 5% (0.5 to 2 A load change)
- Target efficiency @ Iout = 2 A: 80%
- Low cost.

To reduce transformer size without significantly affecting efficiency, 200 kHz switching frequency has been selected.

The system operates in continuous mode at low input voltages and in discontinuous mode at higher input voltages, to reduce peak current and power components stress. This choice implies other benefits and some disadvantages.

Continuous mode requires higher inductances and, therefore, a smaller air gap in the transformer: this improves magnetic coupling and, as a consequence, the energy transfer. This fact, along with the reduced peak current, makes the effect of the transformer leakage inductance less important. Both efficiency and load regulation will take advantage of this reduction.

Another point is that the minimum load current the system is able to deliver without skipping cycles or making the output voltage drift unregulated high is slightly lowered, thus a lighter minimum load is needed (when the real minimum load current reaches zero).

On the other hand, continuous mode operation requires slope compensation with duty cycles greater than 50% and involves a poorer dynamic behaviour during load transients due to the difficulty in stabilizing the control loop. In general, however, great dynamic performance is not required to AC-DC adaptors.

In this application, the wide input voltage range requires a maximum duty cycle of 60% for steady state operation. An extra 5% is provided to take transients into account.

However, the Right-Half-Plane zero of the continuous flyback transfer function, which is responsible for poor dynamic performance, here falls on a frequency range that is out of interest and does not impose a dramatic reduction of the loop bandwidth.

The boundary between the two operating modes has been set at about 150 Vac.

To reduce cost and complexity of the circuit, the feedback employs a primary side voltage sensing technique. The same technique has been used to implement a protection against output overvoltages.

Table 1 and 2 summarise typical system performance.

Fig. 19 shows the application schematic along with the components values. The relevant PCB

layout can be observed in fig. 20 and 21.

Table 1 - System efficiency.

V _{in} (Vac)	I _{out} = 1A		I _{out} = 2A	
	V _{out} (V)	Effic. %	V _{out} (V)	Effic. %
85	14.93	81.6	14.53	83.2
110	14.95	80.4	14.55	83.8
220	14.95	79.4	14.57	84.1
270	14.96	74.2	14.59	80.6

Table 2 - System performance.

Line regulation	V _{in} = 85 to 270 Vac I _{out} = 0.5A	10mV
Load regulation	V _{in} = 85 Vac I _{out} = 0.5A to 2A	0.85V 0.80V
Maximum effic.	V _{in} = 190 Vac I _{out} = 2A	85.2%
Output ripple	V _{in} = 85 to 270 Vac I _{out} = 2A	< 200mV
Minimum load	V _{in} = 270 Vac V _{out} = 20V	100mA
Transition Volt.	From C.C.M to D.C.M I _{out} = 2A	160V

Figure 19: AC-DC adaptor electric schematic




Figure 20: AC-DC adaptor PCB layout (1 :1 scale) - Component Side.






Figure 21: AC-DC adaptor PCB layout (1 :1 scale) - Back Side.




DIP16 PACKAGE AND MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



SO16 PACKAGE AND MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.1		0.3	0.004		0.012
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
C		0.5			0.020	
c1	45° (typ.)					
D	10.1		10.5	0.398		0.413
E	10.0		10.65	0.394		0.419
e		1.27			0.050	
e3		8.89			0.350	
F	7.4		7.6	0.291		0.299
L	0.5		1.27	0.020		0.050
M			0.75			0.030
S	8° (max.)					



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.